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ABSTRACT
Many workload characterization studies depend on accurate
measurements of the cost of executing a piece of code. Often
these measurements are conducted using infrastructures to
access hardware performance counters. Most modern pro-
cessors provide such counters to count micro-architectural
events such as retired instructions or clock cycles. These
counters can be difficult to configure, may not be programmable
or readable from user-level code, and can not discriminate
between events caused by different software threads. Vari-
ous software infrastructures address this problem, providing
access to per-thread counters from application code. This
paper constitutes the first comparative study of the accu-
racy of three commonly used measurement infrastructures
(perfctr, perfmon2, and PAPI) on three common processors
(Pentium D, Core 2 Duo, and AMD ATHLON 64 X2). We
find significant differences in accuracy of various usage pat-
terns for the different infrastructures and processors. Based
on these results we provide guidelines for finding the best
measurement approach.
1. INTRODUCTION
Many workload characterization studies depend on accu-
rate measurements of the cost of executing a piece of code.
Often these measurements are conducted using infrastruc-
tures to access hardware performance counters. Most mod-
ern processors provide such counters to count microarchi-
tectural events such as retired instructions or clock cycles.
These counters can be difficult to configure, may not be
programmable or readable from user-level code, and can
not discriminate between events caused by different soft-
ware threads. Various software infrastructures address this
problem, providing access to per-thread counters from ap-
plication code. However, such infrastructures incur a cost:
the software instructions executed to access a counter, or
to maintain a per-thread counter, may slightly perturb that
same counter. While this perturbation is presumably small,
its significance depends on the specific measurement. A
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study characterizing the end-to-end behavior of a workload
may not be significantly affected by the cost of accessing
a performance counter. However, that same cost may well
affect a study that focuses on the behavior of shorter ex-
ecution phases (e.g. optimization phases in just-in-time
method compilations, time spent in signal handlers, indi-
vidual garbage collection phases, time spent in spin-locks,
or application-level program phases).
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Figure 1: Measurement Error in Instructions
This paper provides the first comparative study of the
accuracy of three commonly used measurement infrastruc-
tures on three common processors. Figure 1 provides an
overview of the accuracy of different measurement infras-
tructures. The figure consists of two violin plots [5]. The
x axis shows the measurement error (the number of super-
fluous instructions executed and counted due to the mea-
surement infrastructure). Each violin summarizes the error
of over 170000 measurements performed on a large number
of different infrastructures and configurations. In the upper
violin plot, the error only includes instructions executed in
user-mode, while the lower plot shows user plus kernel mode
instructions. While the minimum error is close to zero, a sig-
nificant number of configurations can lead to errors of 2500
user-mode instructions or more. When counting user and
kernel mode instructions, we observed configurations with
errors of over 10000 instructions. These plots show that it
is crucial to select the best measurement infrastructure and
configuration to get accurate measurements.
The remainder of this paper is structured as follows: Sec-
tion 2 provides background information on hardware per-
formance counters and on infrastructures that access them.
Section 3 describes our evaluation methodology. The follow-
ing three sections present our results. Section 4 evaluates
the measurement error due to counter accesses. Section 5
studies how the error depends on measurement duration.
Section 6 demonstrates the problem of evaluating the accu-
racy of cycle counts. Section 7 discusses the limitations and
threats to the validity of our study. Section 8 presents guide-
lines for improving the accuracy of hardware performance
counter measurements. Section 9 compares this study to
related work, and Section 10 concludes.
2. BACKGROUND
This section introduces the relevant background on hard-
ware performance counters and the software used to config-
ure and use them.
2.1 Hardware Performance Counters
Most modern processors contain hardware performance
counters [13], special-purpose registers that can count the
occurrence of micro-architectural events. Often these coun-
ters are programmable: They can be enabled or disabled,
they can be configured to cause an interrupt at overflow,
and they can be configured to count different types of events.
Commonly supported events include the number of commit-
ted instructions, clock cycles, cache misses, or branch mis-
predictions. As processors differ in their micro-architectures,
they necessarily differ in the type of countable events. The
number of counter registers also differs greatly between dif-
ferent micro-architectures. In addition to programmable
counters, some processors also support fixed-function coun-
ters which provide limited programmability (i.e. they always
count the same event, or they cannot be disabled).
2.2 Configuring & Accessing Counters
Processors provide special registers to configure the hard-
ware performance counters (e.g. to enable or disable a counter,
or to determine which event to count). They also provide
special instructions to access the counter and the counter
configuration registers. For example, on processors sup-
porting the IA32 instruction set architecture, the RDPMC in-
struction reads the value of a performance counter into gen-
eral purpose registers, RDTSC reads the value of the time
stamp counter (a special kind of fixed-function performance
counter), and RDMSR/WRMSR read/write the value of any model-
specific register (such the time stamp counter, a performance
counter, or the registers used to configure the counters).
All the above mentioned IA32 instructions can be exe-
cuted when in kernel mode. RDMSR and WRMSR are unavail-
able in user mode. Whether RDPMC and RDTSC work in user
mode is configurable by software and depends on the oper-
ating system.
2.3 Per-Thread Counters
Hardware performance counters count events happening
on a given processor1. The counter register does not distin-
guish between different software threads that run on its pro-
cessor2. Performance analysts often need to know the num-
ber of events incurred by specific threads. To support this
1On multi-core processors each core usually contains its own
set of counters.
2On cores supporting hyper-threading, some counters can
be configured to count events of specific hardware threads.
per-thread counting, the operating system’s context switch
code has to be extended to save and restore the counter
registers in addition to the general purpose registers.
2.4 Software Support for Hardware Counters
The fact that some of the counter configuration or access
instructions require kernel mode privileges, and the need to
provide per-thread counts, have lead to the development of
kernel extensions that provide user mode applications access
to the counters. For Linux, the two frequently used kernel
extensions are perfctr [12] and perfmon2 [4].
These kernel extensions are specific to an operating sys-
tem. Thus, measurement code using these extensions be-
comes platform dependent. Moreover, even when using the
same kernel extension, configuring counters for different pro-
cessors requires processor-specific code. For this reason,
many performance analysts use PAPI [2], a higher level API
to access performance counters. PAPI provides a platform
(OS and processor) independent programming interface. It
achieves OS-independence by providing a layer of abstrac-
tion over the interface provided by kernel extensions that
provide access to counters. It achieves processor-independence
by providing a set of high level events that are mapped to
the corresponding low-level events available on specific pro-
cessors. PAPI also provides access to the machine-specific
low-level events. To allow an even simpler programming
model, PAPI provides a high level API that requires almost
no configuration.
2.5 User and Kernel Mode Counting
Many processors support conditional event counting: they
only increment a counter while the processor is running at
a specific priviledge level (e.g. user mode, kernel mode, or
either of the two). Whether a specific counter counts events
that occur during user mode, kernel mode, or user+kernel
mode, can be specified as part of that counter’s configura-
tion. Thus, if a counter is configured to count user mode
events, as soon as the processor switches to kernel mode
(e.g. due to a system call or an interrupt), it immediately
stops counting.
In this paper we study the accuracy of event counts cap-
tured during user mode and of event counts captured dur-
ing user+kernel mode. Depending on the type of perfor-
mance analysis, analysts may be interested in only user-level
counts, or they may want to include kernel-level counts. We
do not study kernel-only event counts. Performance analysts
who exclusively focus on kernel performance do not have to
use the user level counter access infrastructures we evaluate
in this paper.
3. EXPERIMENTAL METHODOLOGY
In this section we present the methodology we use for our
study.
3.1 Hardware
We use three state-of-the-art processors that all imple-
ment the IA32 instruction set architecture (ISA). They have
significantly different micro-architectures and different per-
formance counter support. Table 1 shows the three proces-
sors, their micro-architectures, and the number of fixed and
programmable counters they provide. The number of fixed
counters includes the time stamp counter (TSC), which is
Counters
Processor GHz µArch fixed prg.
PD Pentium D 925 3.0 NetBurst 0+1 18
CD Core2 Duo E6600 2.4 Core2 3+1 2
K8 Athlon 64 X2 4200+ 2.2 K8 0+1 4
Table 1: Processors used in this Study
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Figure 2: Counter Access Infrastructure
specified in the IA32 ISA and is available on any IA32 pro-
cessor.
3.2 Operating System
We run kubuntu Linux with kernel version 2.6.22. At the
time of this writing, this kernel is the most recent kernel
supported by both kernel extensions we study (perfmon2
and perfctr).
To prevent the processor clock frequency from changing
during our measurements, we disable frequency scaling by
setting the Linux scaling governor to “performance”. This
causes the processors to continuously run at its highest fre-
quency (the frequencies are shown in Table 1).
3.3 Counter Access Interfaces
Figure 2 presents the infrastructures we analyzed in this
study. We created two patched versions of the Linux 2.6.22
kernel: one with the perfmon2 2.6.22-070725 kernel patch,
and the other with the perfctr 2.6.29 patch.
While these patched kernels allow user-level access to per-
thread hardware counters, the protocol to interact with these
kernel extensions is cumbersome. For this reason, both
kernel extensions come with a matching user-space library
that provides a clean API. The library supporting perfmon,
libpfm, is available as a separate package. We use libpfm
version 3.2-070725. The library supporting perfctr, libper-
fctr, is included in the perfctr package.
We use two builds of PAPI, one on top of perfctr, the other
on top of perfmon. At the time of this writing, the released
version 3.5.0 of PAPI does not build on all our configura-
tions, and thus we use the most recent version of PAPI from
CVS (from “16 Oct 2007 0:00:00 UTC”). We build PAPI
on top of libperfctr 2.6.29 and also on top of our version of
libpfm 3.2-070725. PAPI provides two APIs for accessing
counters. The low-level API is richer and more complex,
while the high-level API is simpler.
Based on this infrastructure, we evaluate the accuracy
of the six possible ways for accessing performance counters
shown in Figure 2: directly through libpfm (pm), directly
through libperfctr (pc), through the PAPI low-level API on
asm v o l a t i l e (” movl $0 , %%eax\n”
” . loop :\n\ t ”
” addl $1 , %%eax\n\ t ”
”cmpl $” MAX ” , %%eax\n\ t ”
” jne . loop ”
:
:
: ” eax ” ) ;
Figure 3: Loop Micro-Benchmark
top of libpfm (PLpm) or libperfctr (PLpc), or through the
PAPI high-level API on top of libpfm (PHpm) or libperfctr
(PHpc).
3.4 Benchmarks
In this paper we assess the accuracy of performance counter
measurement approaches. To do this, we compare the mea-
sured counter values to the true event counts. How can we
know the true counts? We could use accurate simulators of
the respective processors, but no such simulators are gen-
erally available. For this reason we use micro-benchmarks,
short pieces of code for which we can statically determine
the exact event counts.
We want to measure two kinds of cost that affect measure-
ment accuracy: the fixed cost of accessing the counters at
the beginning and at the end of the measurement, and the
variable cost of maintaining per-thread counts throughout
the measurement. We expect the variable cost to change
depending on the duration of the measurement.
To measure the fixed cost, we use a null benchmark, an
empty block of code consisting of zero instructions. We know
that this code should generate no events, thus any event
count different from zero constitutes inaccuracy.
We measure the variable cost using the loop benchmark
shown in Figure 3. We wrote this loop in gcc inline assem-
bly language, so it is not affected by the C compiler used
to generate the benchmark harness (the measurement code
containing the loop). This code clobbers the EAX register,
which it uses to maintain the loop count. The number of
iterations is defined by the MAX macro at compile time and
gets embedded in the code as an immediate operand. The
loop takes 1 + 3 MAX instructions to execute.
3.5 Counter Access Patterns
Each interface in Figure 2 provides a subset of the fol-
lowing functions: read a counter, start a counter, stop a
counter, and reset a counter. To read a counter, the infras-
tructure ultimately needs to use the RDPMC instruction. To
start or stop a counter, the infrastructure enables or disables
counting using WRMSR. Finally, the infrastructure can reset
a counter by setting its value to 0 with WRMSR. Note that
some of these instructions can only be used in kernel mode,
and thus some functions incur the cost of a system call.
Moreover, since the infrastructures we study support “vir-
tualized” (per-thread) counters, the above functions require
more work than just accessing or configuring a hardware
register. We expect these differences to affect measurement
accuracy.
The above functions allow us to use four different mea-
surement patterns. We define these patterns in Table 2.
All patterns capture the counter value in a variable (c0) be-
fore starting the benchmark, then run the benchmark and
capture the counter’s value after the benchmark finishes in
variable c1. Thus, c∆ = c1 − c0 provides the number of
events that occurred during the benchmark run.
Pattern Definition
ar start-read c0=0, reset, start . . . c1=read
ao start-stop c0=0, reset, start . . . stop, c1=read
rr read-read start, c0=read . . . c1=read
ro read-stop start, c0=read . . . stop, c1=read
Table 2: Counter Access Patterns
Not every interface supports all four patterns. In particu-
lar, the PAPI high-level API does not support the read-read
and read-stop patterns, since its read function implicitly re-
sets the counters after reading.
3.6 Compiler Optimization Level
To run our measurements, we embed the given bench-
mark code in a measurement harness (that is, we surround
it with the library calls required by the given counter access
pattern). We use gcc version 4.1.2 with the default options
(except for the optimization level, which we explicitly spec-
ify) to compile the resulting C file. Because the benchmark
code is written in gcc’s inline assembly language, gcc does
not optimize that code. However, gcc can optimize the sur-
rounding measurement code. To determine the impact of
the different compiler optimization levels on the measure-
ment error, we compile the C file using each of the four
optimization levels provided by gcc (O0 to O3).
4. MEASUREMENT ERROR
Figure 1 gave a high-level picture of the error caused by
hardware counter accesses. Most notable is the significant
variability of that error – the inter-quartile range amounts
to about 1500 user-level instructions. In this section we
study the factors that affect this error by measuring event
counts for the null benchmark. We expect these counts to
be zero (as there are no instructions in this benchmark),
and we assume that every deviation from zero constitutes a
measurement error.
4.1 Fewer Counters = Smaller Error?
Modern processors provide multiple performance counter
registers (see Table 1 for the number of counters available on
the three processors we use). This section explores whether
the measurement error depends on the number of counters
measured.
Use of Time Stamp Counter. Besides the micro-archi-
tecture-specific number of hardware performance counters,
the IA32 architecture also prescribes the existence of a time
stamp counter register (TSC). Perfctr provides access to
that register, and allows us to enable or disable its use. We
wanted to determine by how much we could reduce the error
by disabling these additional TSC readouts.
Against our expectations, we found that disabling the
TSC actually increases the error. Figure 4 shows the error
of perfctr (pc) on the Core 2 Duo (CD). The figure con-
sists of two matrices of box plots. The left matrix rep-
resents user+kernel mode while the right one shows only
user mode. Both matrices contain four box plots, one box
plot per counter access pattern. Each box plot contains two
boxes, the left box represents the error when TSC is off, the
TSC
CD
, P
er
fc
tr,
 u
se
r+
ke
rn
el
0
2000
4000
6000
off on
l
l
read−read
off on
l
l
l
l
l
read−stop
l l
start−read
0
2000
4000
6000
l l
l
l
start−stop
TSC
CD
, P
er
fc
tr,
 u
se
r
0
500
1000
1500
2000
off on
l
l
read−read
off on
l
l
read−stop
l ll
start−read
0
500
1000
1500
2000
l l
start−stop
Figure 4: Using TSC Reduces Error on Perfctr
right one when TSC is on. Each box summarizes 960 runs
using different compiler optimization levels and different se-
lections of performance counter registers.
We see that in particular for the read-read and read-stop
patterns, measuring the TSC in addition to the other coun-
ters reduces the error. A closer look at the perfctr library
provides the explanation of this unintuitive result. Perfctr
implements a fast user-mode approach to reading its vir-
tualized performance counters. However, when TSC is not
used, perfctr cannot use that approach, and needs to use a
slower system-call-based approach. As Figure 4 shows, all
patterns that include a read call are affected by TSC. The
read-read and read-stop patterns, which both begin with a
read, are equally affected. The start-read pattern, where
the read happens at the end of the measurement interval,
is less affected. The start-stop pattern, which does not in-
clude a read, is not affected. Overall, the figure shows that
enabling the TSC when using perfctr can drastically reduce
the measurement error (e.g. the median error for read-read
drops from 1698 instructions down to 109.5).
Number of Performance Counters. In the following
section we study how the number of measured performance
counters affects the measurement error. Given the benefit
of using the TSC on perfctr, we enabled the TSC in all per-
fctr experiments. Our experiments include measurements
for all possible combinations of enabled counters. Figure 5
shows how the measurement error depends on the number of
counters used in the Athlon processor (K8). The figures for
the other processors exhibit similar trends and are omitted
for brevity. The left side of the figure shows the data for
user+kernel mode, the right focuses on user mode. Perfmon
(pm) is at the top and perfctr (pc) is at the bottom.
The figure shows that the infrastructure (perfmon and
perfctr) and the pattern interact with the number of coun-
ters. This is particularly striking for perfmon in user+kernel
mode (top left): when using read-read, measuring an ad-
ditional counter increases the error by approximately 100
instructions; when using start-stop, adding a counter can
slightly reduce the error. For perfmon in user mode (top
right), the error is independent of the number of registers.
For perfctr (bottom), both in user+kernel and in user
mode, the error marginally increases with increasing number
of registers. The pattern with the most pronounced increase
(difficult to see in the figure due to the scale of the y axis) for
perfctr is read-read. There the error changes from a median
of 84 instructions for one counter to 125 instructions for four
counters. Perfctr’s read-read pattern causes the same errors
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Figure 5: Error Depends on Number of Counters
in user+kernel mode as it does in user mode, because with
the enabled TSC, read-read never enters kernel mode.
Overall, the number of measured performance counter reg-
isters can significantly affect the measurement error (e.g. the
median error for read-read for user+kernel mode on perf-
mon increases from 573 instructions for one register to 909
instructions for four registers). Thus, depending on the mea-
surement infrastructure and the pattern used, reducing the
number of concurrently measured hardware events can be a
good way to improve measurement accuracy.
4.2 Dependency on Infrastructure
We expect different measurement infrastructures to cause
different measurement errors. In this section we quantify
these differences and answer two questions: (1) What impact
does the use of a high level API have on the error? (2) How
does the error differ between perfmon and perfctr?
Mode Tool Best Pattern Median Min
user+kernel pm read-read 726 572
user+kernel PLpm start-read 742 653
user+kernel PHpm start-read 844 755
user+kernel pc start-read 163 74
user+kernel PLpc start-read 251 249
user+kernel PHpc start-read 339 333
user pm read-read 37 36
user PLpm start-read 134 134
user PHpm start-read 236 236
user pc start-read 67 56
user PLpc start-read 152 144
user PHpc start-read 236 230
Table 3: Error Depends on Infrastructure
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Figure 6: Error Depends on Infrastructure
Figure 6 and Table 3 provide the basis for answering
these questions. Figure 6 consists of two box plots. The
top box plot shows the error for user+kernel mode, the bot-
tom one focuses on user mode. Each box plot consists of
six boxes, three for perfmon (*pm) and three for perfctr
(*pc). The left-most two boxes represent the PAPI high
level API, the next two boxes the PAPI low level API, and
the two boxes on the right represent the direct use of the
perfmon and perfctr libraries. We use the best readout pat-
tern for each specific infrastructure. Moreover, for perfctr,
we enable the TSC to enable the benefit of user-mode read-
out. We only use one counter register to avoid bias due to
the different numbers of registers in the different platforms.
Each box represents multiple measurements for all hardware
platforms and compiler optimization levels. Table 3 shows
the patterns used for the boxes in Figure 6 as well as the
median and minimum of each box.
Lower Level API = Smaller Error? One would ex-
pect to reduce the measurement error by directly using the
low-level infrastructures (i.e. perfctr or perfmon) instead
of going through PAPI. Figure 6 shows that this indeed is
the case. The reduction in measurement error when us-
ing lower level infrastructures is significant. The use of low
level PAPI, instead of high level PAPI, reduces the error be-
tween 12% (from 844 down to 742 instructions for perfmon
in user+kernel mode) and 43% (from 236 down to 134 in-
structions for perfmon in user mode). When using perfmon
or perfctr directly, instead of the PAPI low level API, the
error is reduced between 2% (from 752 down to 744 instruc-
tions for perfmon in user+kernel mode) and 72% (from 134
down to 37 instructions for perfmon in user mode).
Perfctr or Perfmon? A performance analyst using hard-
ware performance counters has to decide whether to use per-
fctr or perfmon. Here we provide guidance for this decision.
As Figure 6 and Table 3 show, neither perfmon nor perfctr
is the clear winner. However, if the performance analyst
knows whether she needs to measure user+kernel mode or
just user mode instructions, the decision is clear. This deci-
sion does not depend on whether the analyst intends to use
PAPI or not. For user mode measurements, using perfmon
instead of perfctr reduces the median error by 45% (pm),
22% (PLpm), or by 0% (PHpm). For user+kernel mode
measurements, using perfctr instead of perfmon reduces the
median error by 77% (pc), 66% (PLpc), or by 59% (PHpc).
4.3 Factors Affecting Accuracy
The prior subsections show how specific factors, such as
the number of measured registers, affect accuracy. To verify
whether this effect is statistically significant, we have per-
formed an n-way analysis of variance (ANOVA [6]). We used
the processor, measurement infrastructure, access pattern,
compiler optimization level, and the number of used counter
registers as factors and the instruction count as the response
variable. We have found that all factors but the optimiza-
tion level are statistically significant (Pr(> F ) < 2 · 10−16).
The fact that the compiler optimization level is not affect-
ing the measurement error is not surprising, as the code
that is actually optimizable is restricted to the small num-
ber of instructions constituting the calls to the measurement
methods.
5. ERROR DEPENDS ON DURATION
In the prior section we studied the error due to the over-
head of accessing the counters at the beginning and the end
of the measurement. That information was particularly rel-
evant for measuring short sections of code. In this section
we evaluate whether the measurement error depends on the
duration of the benchmark. For this purpose we use our loop
microbenchmark with a varying number of iterations. We
expect the measured data to fit the model ie = 1+3l (where
ie is the number of instructions, and l is the number of loop
iterations). We consider any deviation from that model a
measurement error.
The figures in this section show data for up to 1 million
loop iterations. We verified that longer loops (we performed
up to 1 billion iterations) do not affect our conclusions.
We expect the error for user+kernel measurements to de-
pend on the benchmark duration because of interrupts (such
as the timer interrupt or i/o interrupts). The interrupt han-
dlers are executing in kernel mode, and the events that occur
during their execution may be attributed to the kernel event
counts of the currently running thread. Thus, the longer the
duration of a measurement, the more interrupt-related in-
structions it will include. We expect that the error in user
mode instructions does not depend on the benchmark dura-
tion.
In our first experiment we studied the user+kernel mode
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Figure 7: User+Kernel Mode Errors
instruction error. We computed the error i∆ by subtract-
ing the expected instruction count ie (based on our model)
from the measured count im. To determine how the error
i∆ changes with increasing loop iterations l, we determined
the regression line through all points (l, i∆), and computed
its slope (i∆/l). Figure 7 shows the results. The x-axis
shows six groups of bars, one group for each measurement
infrastructure. Each group consists of three bars, one bar
for each micro-architecture. The y-axis shows the number
of extra instructions per loop iteration (i∆/l), which corre-
sponds to the slope of the regression line. The figure shows
that the slopes of all the regression lines are positive. This
demonstrates that the error depends on the duration of the
benchmark; the more loop iterations, the bigger the error.
For example, for perfmon on the Athlon processor (K8) we
measure 0.001 additional instructions for every loop itera-
tion executed by the benchmark. As Figure 7 shows, the
error does not depend on whether we use the high level or
low level infrastructure. This makes sense, as the fact that
we use PAPI to read, start, or stop counting does not affect
what happens in the kernel during the bulk of the measure-
ment.
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Figure 8: User Mode Errors
In our second experiment we computed the same regres-
sion lines for the user instruction counts. Figure 8 shows
that the error is several orders of magnitude smaller. For
example, for perfmon on the Athlon processor (K8) we mea-
sure only 0.0000004 additional instructions per loop itera-
tion. In general, the slopes of the regression lines are close
to zero; some are negative while others are positive.
l
l
l
l l
l
l
l
l
l
ll
l
l
l
l
l
ll
l
l
l l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
ll
l
l
l
l
l
l
l
ll
l
l
l
l
l
l
l
l
l
l
ll
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
ll
l
l
l
ll
l
l
ll
l
l
l
1
25
00
0
50
00
0
75
00
0
10
00
00
25
00
00
50
00
00
75
00
00
10
00
00
0
0
1000
2000
3000
4000
Loop    size
CD
, O
S 
m
od
e,
 in
st
r
Figure 9: Kernel Mode Instructions by Loop Size
(pc on CD)
To crosscheck the above results, we conducted an exper-
iment in which we only measured the kernel-mode instruc-
tion count. Because the benchmark code does not directly
cause any kernel activity, the entire number of measured
kernel instructions can be attributed to measurement error.
Figure 9 presents the resulting measurements for a Core 2
Duo processor using perfctr. Each box represents the dis-
tribution of instruction count errors i∆ (y-axis) for a given
loop size l (x-axis). Note that the boxes are equally spaced
along the x-axis, but the loop sizes are not (a linear growth
in error will not lead to a straight line in the figure). A
small square within each box indicates the average error for
that loop size. Because interrupts (the prospective cause
of this measurement error) are relatively infrequent events,
and thus the probability of a short loop being perturbed by
an interrupt is small, we use a large number of runs (several
thousand) for each loop size.
Figure 9 shows that we measure an average of approxi-
mately 1500 kernel instructions for a loop with 500000 iter-
ations, and approximately 2500 kernel instructions for a loop
with 1 million iterations. This leads to a slope of 0.002 ker-
nel instructions per iteration. The regression line through
all the data underlying Figure 9 confirms this. It has a slope
of 0.00204 kernel instructions per loop iteration, the exact
number we report in Figure 7 for Core 2 Duo using perfctr.
We conclude that there is a small but significant inac-
curacy in long-running measurements of user+kernel mode
instruction counts using current performance counter infras-
tructures.
6. ACCURACY OF CYCLE COUNTS
In the prior sections we have studied the accuracy of in-
struction count measurements. In particular, we measured
the number of non-speculative instructions. This count is
easy to model analytically: it is independent of the micro-
architecture and only depends on the instruction set ar-
chitecture. Every execution of a deterministic benchmark
should lead to the exact same count. Moreover, our loop
benchmark provides us with the “ground truth”: it allows
us to create a straightforward analytical model of instruction
count based on the number of loop iterations.
Besides instructions, hardware performance counters can
count many other types of events. The one event that most
succinctly summarizes system performance is the number
of cycles needed to execute a benchmark. All other events
directly or indirectly affect this cycle count. We thus focus
on investigating the accuracy of the measured cycle counts.
Figure 10: Cycles by Loop Size
Figure 10 shows the cycle measurements for loops of up
to 1 million iterations. It consists of a matrix of six scatter
plots. It includes plots for all three processors (rows “K8”,
“PD”, and “CD”) for perfctr (column “pc”) and perfmon
(column “pm”). The x-axis of each plot represents the loop
size, and the y-axis represents the measured user+kernel cy-
cle count. We can see that for a given loop size the measure-
ments vary greatly. For example, on Pentium D, we measure
anywhere between 1.5 and 4 million cycles for a loop with 1
million iterations. Is this variation all attributable to mea-
surement error? Is the measurement instrumentation indeed
affecting the cycle count by that much for such a long loop?
To answer this question, Figure 11 focuses on the data
for perfmon on the Athlon processor (the “K8” “pm” plot at
the top right of Figure 10). It shows that the measurements
are split into two groups. We include two lines in the figure
to show two possible models for this cycle count: c = 2i and
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Figure 11: Cycles by Loop Size with pm on K8
c = 3i (where c is the cycle count and i is the number of loop
iterations). The figure shows that these lines bound the two
groups from below (i.e. in each group, a measurement is as
big as the line or bigger).
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Figure 12: Cycles by Loop Size with pm on K8 for
Different Patterns and Optimization Levels
Figure 12 shows a breakdown of the same data based on
two factors, measurement pattern (rows “start-stop”, “start-
read”, “read-stop”, and “read-read”) and optimization level
(columns “-O0”, “-O1”, “-O2”, and “-O3”). This figure ex-
plains the reason for this bimodality. We can see that the
points in each of the 16 plots form a line with a different
slope. The figure shows that neither the optimization level
nor the measurement pattern determines the slope, only the
combination of both patterns allows us to separate the data
into groups with specific slopes. The explanation for this
strange interaction is simple: Since a change in any of these
two factors leads to a different executable, the loop code
(which is identical across executables and does not contain
any loads or stores) is placed at a different location in mem-
ory. This shift in code placement affects branch predictor,
i-cache, and i-TLB performance, and thus can lead to a dif-
ferent number of cycles per loop iteration.
The fact that a cycle measurement can be off by such
a large factor is worrysome. This problem cannot solely
be attributed to the performance counter measurement in-
frastructure: any change in environment (e.g. the use of a
different compiler, or a different optimization level) could
affect the cycle count in the same way. We strongly believe
that such drastic external influences on micro-architectural
performance metrics dwarf the direct influence any reason-
able performance measurement infrastructure could possibly
have on measurement accuracy.
7. LIMITATIONS
This section identifies the limitations and threats to the
validity of the results presented in the three previous sec-
tions.
Platforms. Our experiments focused exclusively on Linux
on the IA32 architecture. This enabled a direct compari-
son of all the six counter access interfaces (PHpm, PHpc,
PLpm, PLpc, pm, and pc) we studied. Because some of
these interfaces do not exist on other operating systems or on
other hardware architectures, the question how they would
compare on other platforms is a hypothetical one. With
this study we raised the issue of accuracy of hardware per-
formance counter measurements, and we encourage perfor-
mance analyst to always take the accuracy of their specific
infrastructure into consideration.
Micro-architectural counts. In this paper we stud-
ied the error for instruction and for cycle count measure-
ments. We discovered that the cycle count measurements
are drastically perturbed by aspects (i.e. code placement)
that are not directly attributable to the measurement in-
frastructure. Because cycle counts represent the result of
all micro-architectural activity (e.g. they are affected by
cache miss counts, branch mispredicts, stalls, . . . ), we expect
similar perturbation of various individual micro-architecural
event counts. Because we do not have a precise model of the
three micro-architectures we used, we do not have a ground
truth to compare our measurements to. The order of magni-
tude of the cycle count perturbation completely overshadows
the errors we would expect due to the measurement infras-
tructure. The perturbation of specific event counts due to
code placement is an interesting topic for future research.
8. GUIDELINES
In this section we present guidelines for conducting more
accurate hardware performance measurements. These guide-
lines are based on our experience and the results we pre-
sented in the previous three sections.
Frequency scaling. Rarely do studies that include a
performance evaluation report whether frequency scaling was
enabled or disabled on the processor. In gathering the data
for this paper, we originally did not control this factor. This
resulted in significant variability in our results, caused by the
power daemon dynamically changing the processor’s clock
frequency. Depending on the power management configu-
ration and the workload characteristics of the benchmarks,
the clock frequency may rarely change, it may change only
after running a number of experiments, or it may change
several times during a single measurement. Each of these
cases will introduce different types of error into performance
measurements. Since the frequency setting of the processor
does not affect the bus frequency, changing the CPU fre-
quency can affect the memory access latency (as measured
in CPU cycles), and thus ultimately the measured CPU cy-
cle count. We recommend setting the processor frequency
(of all cores) to a fixed value. In Linux, this is done by
chosing the “performance” governor (for the highest possi-
ble frequency), or the “powersave” governor (for the lowest
possible frequency).
Use of low level APIs. Performance analysts may as-
sume that using a lower level measurement infrastructure
automatically leads to more accurate measurements. This
is only the case if the low level infrastructure is used in ex-
actly the right way. For example, turning off the time stamp
counter when measuring with perfctr, while seemingly re-
ducing the amount of work required by the infrastructure
(one less counter to read), will lead to a degradation of ac-
curacy (since it prevents the use of fast user-mode reads).
Moreover, in our results we show which measurement pat-
terns lead to the smallest error. We encourage performance
analysts to ensure that they are using the best performing
pattern, no matter whether they use low-level or high-level
APIs.
Micro-architectural event counts. We have shown
that cycle counts, unlike the counts of retired instructions,
are easily affected by conditions such as the placement of
the measured code in memory. This effect dwarfs any ex-
pected error due to measurement overhead, and it lead to
significant errors even in long-running benchmarks. We cau-
tion performance analysts to be suspicious of cycle counts,
and any micro-architectural event counts (cycles are but a
result of all other micro-architectural events), gathered with
performance counters.
Error depends on duration. We have found a small
but significant inaccuracy in long-running measurements us-
ing current performance counter infrastructures. However,
this variable error, which occurs in addition to the fixed er-
ror due to the calls to the measurement infrastructure at the
start and end of the measurement, only manifests itself when
including kernel mode instructions in the measurements.
9. RELATED WORK
Researchers in the PAPI group have previously published
work including discussions of the accuracy of their infras-
tructure. Moore [9] distinguishes between the accuracy of
two distinct performance counter usage models: counting
and sampling. The section on counting accuracy presents
the cost for start/stop and for read as the number of cycles
on five different platforms: Linux/x86, Linux/IA-64, Cray
T3E, IBM POWER3, and MIPS R12K. On Linux/x86, she
reports 3524 cycles for start/stop and 1299 for read, num-
bers which lie in the range of our results. However, as we
show in this paper, cycle counts can drastically vary, even
when measuring the exact same block of code (e.g. just
due to the fact that the code is located at a different mem-
ory address). Moore’s work does not mention the specific
processor or operating system used, does not report the ex-
act measurement configuration (PAPI high level or low level
API, compiler optimization level, how many registers used),
and it does not mention the number of runs executed to de-
termine that value. It just reports one single number. Also
in the context of PAPI, Dongarra et al. [3] mention poten-
tial sources of inaccuracy in counter measurements. They
point out issues such as the extra instructions and system
calls required to access counters, and indirect effects like the
pollution of caches due to instrumentation code, but they do
not present any experimental data.
Korn et al. [7] study the accuracy of the MIPS R12000
performance counters using micro-benchmarks. They com-
pare the measured event counts to analytical results (the
expected event counts of their micro-benchmarks) and to re-
sults from simulating their micro-benchmarks on SimpleScalar’s
sim-outorder micro-architectural simulator. They use three
micro-benchmarks: a linear sequence of instructions (to es-
timate L1 cache misses), a loop (they vary the number of
iterations, like we do), and a loop accessing a large array
in memory (to estimate d-cache and TLB misses). They
use a single infrastructure (libperfex on SGI’s IRIX oper-
ating system) to access the counters, and they do not ex-
plore the space of possible measurement configurations. We
show the accuracy of instruction count measurements of the
three prevalent measurement infrastructures on Linux on
three state-of-the-art processors. We study a large parame-
ter space, varying factors from the compiler optimization
level, over the measurement pattern, to the exact set of
performance counters used for a measurement. Our results
show that varying these factors can drastically affect mea-
surement accuracy.
Besides using the libperfex library, Korn et al. [7] also eval-
uate the accuracy of the perfex command line tool based on
that library. To no surprise, this leads to a huge inaccuracy
(over 60000% error in some cases), since the perfex program
starts the micro-benchmark as a separate process, and thus
includes process startup (e.g. loading and dynamic link-
ing) and shutdown cost in its measurement. We have also
conducted measurements using the standalone measurement
tools available for our infrastructures (perfex included with
perfctr, pfmon of perfmon2, papiex available for PAPI), and
found errors of similar magnitude. Since our study focuses
on fine-grained measurements we do not include these num-
bers.
Maxwell et al. [8] broaden Kron et al.’s work by including
three more platforms: IBM POWER3, Linux/IA-64, and
Linux/Pentium3. They do not study how the factors a per-
formance analyst could control (such as the measurement
pattern) would affect accuracy. They report on performance
metrics such as cycles and cache misses. We show in Sec-
tion 6 that such information is very sensitive to initial con-
ditions, such as the placement of the loop code, and thus
may drastically change in a slightly different context.
Based on Maxwell et al.’s work, Araiza et al. [1] propose to
3They do not specify which version of the Pentium proces-
sor they studied (different Pentium processors are based on
entirely different micro-architectures).
develop a suite of platform-independent micro-benchmarks
to allow the comparison of measured performance counts
and analytically determined counts. In a related effort with
a different goal, Yotov et al. [14] have developed micro-
benchmarks to explore the size of micro-architectural struc-
tures. In this paper we use two trivial micro-benchmarks,
the empty null benchmark for which we expect an event
count of 0, and the loop benchmark for which we can an-
alytically determine the expected number of instructions.
We believe that the refinement of such benchmarks to al-
low the analytical determination of counts for any micro-
architectural event requires special consideration of the sen-
sitivity of modern processors to initial conditions such as the
memory layout.
Najafzadeh et al. [11] discuss a methodology to validate
fine-grained performance counter measurements and to com-
pensate the measurement error. They propose to measure
the cost of reading out counters by injecting null-probes at
the beginning of the code section to be measured. They
indicate that this placement would lead to a more realis-
tic context for measuring the cost of reading. They do not
include a quantitative evaluation of their idea.
Mytkowicz et al. [10] also study the accuracy of perfor-
mance counter-based measurements. However, their focus
is on the accuracy of measurements when the number of
events to measure is greater than the number of the available
performance counter registers. They compare two “time in-
terpolation” approaches, multiplexing and trace alignment,
and evaluate their accuracy. Their work does not address
the measurement error caused by any software infrastruc-
ture that reads out and virtualizes counter values.
10. CONCLUSIONS
This paper constitutes the first comparative study of the
accuracy of performance counter measurement infrastruc-
tures. We evaluate three commonly used infrastructures,
PAPI, perfctr, and perfmon2, on three different modern pro-
cessors, Athlon 64 X2, Pentium D, and Core 2 Duo. Our re-
sults show significant inaccuracies even in instruction counts
(up to thousands of instructions). We study the factors with
the biggest impact on measurement accuracy, and we pro-
vide guidelines that help performance analysts improve the
accuracy of their performance counter measurements.
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